This paper presents a single-chip SC line equalizer system, which can be applied to full duplex digital transmission. Adaptive SC filters, constructed with programmable capacitor arrays (PCAs), usually cause undesired responses, such as spike noise and transient response, which degrade data transmission quality. In order to avoid these phenomena, a duplex SC equalizer is introduced, which has the same circuits in parallel. PCAs in one duplex equalizer, whose output is not transfered, are varied. After the undesired phenomena vanish, the output is alternated. The equalizer system can be applied to several different bit rates,merely by changing the external control signals. An algorithm for a bridged tap echo canceller is modified for a more general case. A DC offset canceller and an auto zero circuit are employed for variable and fixed blocks, respectively. A line equalizer system was designed for four different bit rates, ranging from 3.2 to 64 kbps, and an LSI was fabricated using a 3Dm CMOS process. Chip area is 45.5 mm2, and power dissipation is 190 mW with a single +5V power supply.
INTRODUCTION
Swi-tched capacitor (SC) circuit techniques are very useful to integrate analog signal processing systems CI1. One hopeful application field is high speed data transmission over subscriber loops [ 2 ] . In this case, an adaptive line equalizer is an important function t o achieve high data transmission quality.
Adaptive SC filters are constructed with programmable capacitor arrays (PCAs) [SI, and their response is discretely varied. Since an equalizer gain is high, for instance 40-45 dB at the Nyquist frequency, it should be divided into several blocks, in order to compress capacitance ratios in the SC circuits 141. Therefore, in the instant of changing the equalizer gain, spike noise and transient response occur. These undesired phenomena degrade data transmission quality. For this reason, existing SC line equalizer systems have been restricted to timeshared two-wire digital transmission [53-[71. However, in the case of full duplex four wire digital transmission, an adaptive SC equalizer is required to be free from the above phenomena. Furthermore, using this kind of adaptive SC filter can expand application fields.
In this presentation, a duplex structure SC filter is proposed to overcome the above problems. Stress will be also placed on how to synthesize an SC line equalizer, which can be applied to different frequency bands by simple modification. Algorithms and circuit realizations for a bridged tap echo canceller and a DC offset canceller
29.
are further improved. An LSI, which is applied to fourwire digital transmission and four kinds of bit rates, was designed and fabricated using a 3um CMOS process. In order to gradually vary the output signal vout, a charge corresponding to VB (va) is stored in CB (Ca) during the time when $ a = l (4~~1).
ware, it can be simplified by constructing SC circuits in a time division multiplex form.
Although a duplex SC circuit requires complicated hard- 
LINE EQUALIZER SYSTEM
System Specifications Several kinds of bit rates are taken into account.
Bipolar coded data are transmitted over four wire in a full duplex mode. Echos from the bridged taps and DC offsets need to be thoroughly suppressed. Adjustable line loss at fhe Nyquist frequency is up to 44 dB. Eye openings are required to be more than 85 % for all gain steps. Figure 3 shows a block diagram for the proposed line equalizer system. LPFl and LPF2 are 3rd-order SC lowpass filters, which are used for decimation and interpolation, respectively. A pre-fi lter and a post-filter are 2nd-order and 3rd-order RC lowpass filters, respectively. LPFl flat gain values are changed by 6 and 12 dB. The equalizer consists of a course 4-f EQL and a fine (F-) EQL, which have 16 step responses. Therefore, 256 step responses can be realized as a whole. A differential gain becomes 44 dB/ 256+0.2 dB [SI. A rolloff filter is designed to have a 100% raised cosine amplitude response.
Block Diagram
filter are determined to be four times and eight times as high as each bit rate, respectively.
DET. PCA control signals are generated by CONT-I and a read only memory (ROM).
Sampling frequencies for the J-f EQL and the roll-off
The peak value of the post-f ilter output is detected by 
SC EQUALIZER DESIGN FOR MULTI-BIT RATES m u i t Configuration
The simplest approach to modifying an SC equalizer circuit for multi-bit rate data is to change clock frequency. In this case, however, the equalizer characteristics are not we1 1 matched to the line loss. Another method is to modify a combination of two 4-f EQLs [SI. Although this approach can provide efficient performances, control signals and a flat gain adjusting process become somewhat compl i cated.
For this reason, another approach is employed. The v ' -f EQL is divided into two equalizers, which realize a main part of the original J-f EQL and the remaining part. These equalizers are called J-f EQL-1 and 4-f EQL-2, respectively. Bit rates are classified into high-rate and low-rate groups. In each group, the same VrP EQL-1 is used only by changing the clock frequency. J-f EQL-2 is slightly modified for each bit rate. 4-f EQL-1 is changed for highrate and low-rate groups.
Pole-Zero Locations
A transfer function of \rf EQL is approximated in a time domain, so as to minimize the intersymbol interference for an isolated pulse response. Capacitances are further discretely optimized, using pole-zero deviation as an error criterion [41,
Second-order and f irst-order transfer functions are assigned to v'f EQL-1 and J f EQL-2, respectively. Two different kinds of pole-zero locations are shown in Fig.4 . For the low-rate group, pole-zero location (b) is optimum in all gain steps. On the other hand, in the high-rate group, pole-zero locations (a) and (b) become optimum for high and low gain steps, respectlvely. Therefore, the combined pole-zero location (c) is employed in the transfer function approximation procedure. Pole-zero location (a) or (b) is assigned to 4-f EQL-1. The remaining location is used for T f EQL-2. Since sampling capacitors are discharged at each clock period, they can be basically shared between duplex circuits. However,in 4-f EQL-1, C13 and C22 cannot be shared, because signals passing through them should be delayed by one clock. Integrating capacitors C I B and Cen, and a coupling capacitors C I I , always hold a charge, and they are not multiplexed. as branch capacitors. However, for processing multi-bit rate data, branch capacitors should be prepared for each bit rate. Therefore, binary weighted PCAs are adopted. Control signals are stored in ROM. In order to simplify control signals and to minimize the total capacitance, PCAs contain the minimum capacitor as a branch capacitor.
Gain Control. Circuit
The peak value of the post-filter output is compared with five kinds of reference levels + -V r e f 7 I t V r e r / 2 and 0 in DET. CONT-I includes an 8 bit up/down counter, which stores information for an equalizer gain level to be realized. This counter is incremented and decremented at several intervals, if a ratio for the numbers of data, whose peak value exeeds V, , f , and a1 1 coming data is greater and less than 1/2, respectively. The information from CONT-1 is decoded by ROM into binary code used for PCA control.
__ Bridned Tar, Echo Canceller
Since echos, reflected from bridged taps, whose output terminal is opened, significantly degrade data transmission quality, a decision feedback equalizer, called BT-EQL in Fig.3 , has been employed [SI. The conventional approaches expect that a specific bit pattern "OXOO"
(X=]
or -1) would occur with some statistical probability. In this case,tap gains at IT and 2T seconds (E1 and E2) after the main pulse, where T is one period of a bit rate, are controlled by samples obtained from the pulse train "OXOO"
In this paper, a more general case is considered, where the above bit pattern is not expected so often, and a bipolar rule is not always guaranteed. In the proposed method, tap gains E1 and E2 are controlled by the samples obtained from bit patterns "XO" and"OXOO",respectively.
E1 and E2 are stored in two 8 bit up/down counters included in CONT-2, and converted into an analog signal by an SC circuit shown in Fig.6 . Switches SW1 and SW2 control the polarity of V r e f and timing for the counter output. The 1st-order SC LPF is used for waveform shaping. Capacitor C l e is varied to justify a cutoff frequency in accordance with the bit rate. In the duplex circuit, DC offsets must be suppressed before alternating the outputs. Therefore, an offset canceller is included in each block. By connecting the input terminal t o the ground, the DC offset is extracted as the J-f EQL output. The DC offset is sampled, and is subtracted from the signal. DC offset caused in the fixed block from the S/H circuit to the post-filter is fed back through an RC integrater to an SC adder. A chip area is 45.5 nun2, where 44% is a digital portion including ROM, 7% is the capacitor arrays, 38% is the wiring space, and other blocks occupy 11% of the area.
A microphotograph of the line equalizer LSI is shownin Fig.' : Power dissipation is 190 mW with a slngle +5V power supply. in order to further improve PSRR in SC circuits, ratios Figure 9 shows an eye opening, where a line length is 5.9 km, and a line loss is 34 dB at the 32 kHz Nyquist frequency. Those results are close the designed values. DC offset voltage for a whole system is less than 4 mV, which can be negligible in actual applications. PSRR is 50 dB for the maximum gain step.
Measured data for 64 kbps are briefly presented here.
CONCLUSION
Design techniques for an SC line equalizer system have been proposed. The system can be applied Lo full duplex digital transmission and multi-bit rate data. An equalizer system was designed, and an LSI was fabricated using a 3 v m CMOS process. Experimental results indicate the proposed technique efficiency. The proposed adaptive SC filter could be useful in a wider range of application fields.
